Chen J, Zhang Y, Wang S. Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification. JACS. 2024;4(3):16-30. Accessed September 5, 2026. https://ciajournal.com/index.php/JACS/article/view/83