J. Chen, Y. Zhang, and S. Wang, “Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification”, JACS, vol. 4, no. 3, pp. 16–30, Mar. 2024, Accessed: Sep. 05, 2026. [Online]. Available: https://ciajournal.com/index.php/JACS/article/view/83